Efficient Fuzzy C-Means Architecture for Image Segmentation by Li, Hui-Ya et al.
Sensors 2011, 11, 6697-6718; doi:10.3390/s110706697
OPEN ACCESS
sensors
ISSN 1424-8220
www.mdpi.com/journal/sensors
Article
Efﬁcient Fuzzy C-Means Architecture for Image Segmentation
Hui-Ya Li, Wen-Jyi Hwang ⋆ and Chia-Yen Chang
Department of Computer Science and Information Engineering, National Taiwan Normal University,
Taipei 116, Taiwan; E-Mails: royalfay@gmail.com (H.-Y.L.); ediﬁer5757@yahoo.com.tw (C.-Y.C.)
⋆ Author to whom correspondence should be addressed; E-Mail: whwang@csie.ntnu.edu.tw;
Tel.: +886-2-7734-6670; Fax: +886-2-2932-2378.
Received: 2 June 2011; in revised form: 20 June 2011 / Accepted: 24 June 2011 /
Published: 27 June 2011
Abstract: This paper presents a novel VLSI architecture for image segmentation. The
architecture is based on the fuzzy c-means algorithm with spatial constraint for reducing
the misclassiﬁcation rate. In the architecture, the usual iterative operations for updating
the membership matrix and cluster centroid are merged into one single updating process to
evade the large storage requirement. In addition, an efﬁcient pipelined circuit is used for the
updating process for accelerating the computational speed. Experimental results show that
the the proposed circuit is an effective alternative for real-time image segmentation with low
area cost and low misclassiﬁcation rate.
Keywords: fuzzy c-means; image segmentation; fuzzy clustering; fuzzy hardware; FPGA;
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1. Introduction
Image segmentationplays an importantrole in computervisionand imageanalysis. Thesegmentation
results can be used to identify regions of interest and objects in the scene, which is very beneﬁcial to the
subsequent image analysis or annotation. The fuzzy c-means algorithm (FCM) [1] is one of the most
used technique for image segmentation. The accuracy of FCM is due to the employment of fuzziness for
the clustering of each image pixel. This enables the fuzzy clustering methods to retain more information
from the original image than the crisp or hard segmentation.
Although the original intensity-based FCM algorithm functions well on segmenting most noise-free
images, itfails tosegmentimagescorrupted by noise, outliersand otherimagingartifacts. TheFCM withSensors 2011, 11 6698
spatial constraint (FCM-S) algorithms [2–4] have been proposed to solve this problem by incorporating
spatial information into original FCM objective function. However, as compared with the original FCM
algorithm, the FCM-S algorithms have higher computational complexities for membership coefﬁcients
computation and centroid updating. In addition, similar to the original FCM algorithm, the size of
membership matrix grows as the product of data set size and number of classes in the FCM-S. As a
result, the corresponding memory requirement may prevent the algorithm from being applied to images
with high dimension.
To accelerate the computational speed and/or reduce the memory requirement of the original FCM,
a number of algorithms [5–8] have been proposed. These fast algorithms can be extended for the
implementation of FCM-S. However, most of these algorithms are implemented by software, and only
moderate acceleration can be achieved. In [9–11], hardware implementations of FCM are proposed.
Nevertheless, the design in [9] is based on analog circuits. The clustering results therefore are difﬁcult to
be directly used for digital applications. Although the architecture shown in [10] adopts digital circuits,
the architecture aims for applications with only two classes. In addition, it may be difﬁcult to extend the
architecture forthe hardwareimplementationof FCM-S. Thearchitecture presented in [11] operates with
only a ﬁxed degree of fuzziness m = 2 for the original FCM. The ﬂexibility for selecting other degrees
of fuzziness may be desired to further improve the FCM performance. In addition, similar to [10], the
architecture presented in [11] cannot be directly used for the hardware implementation of FCM-S.
The objective of this paper is to present an effective digital FCM-S architecture for image
segmentation. The architecture relaxes the restriction on the degree of fuzziness. The relaxation
requires the employment of n-th root and division operations for membership coefﬁcients and centroid
computation. A pipeline implementation for the FCM-S therefore may be difﬁcult. To solve the
problem, in the proposed architecture, the n-th root operators and dividers are based on simple table
lookup, multiplication and shift operations. Efﬁcient pipeline circuits can then be adopted to enhance
the throughput for fuzzy clustering.
To reduce large memory size for storing membership matrix, the proposed architecture combines the
usual iterative updating processes of membership matrix and cluster centroid into a single updating
process. In the architecture, the updating process is separated into three steps: pre-computation,
membership coefﬁcients updating, and centroid updating. The pre-computing step is used to compute
and store information common to the updating of different membership coefﬁcients. This step is
beneﬁcial for reducing the computational complexity for the updating of membership coefﬁcients.
The membership updating step computes new membership coefﬁcients based on a ﬁxed set of
centroids and the results of the pre-computation step. All the membership coefﬁcients associated with a
data point will be computed in parallel in this step. The computation time of the FCM-S therefore will
be effectively expedited.
The centroid updating step computes the centroid of clusters using the current results obtained
from the membership updating step. The weighted sum of data points and the sum of membership
coefﬁcients are updated incrementally here for the centroid computation. This incremental updating
scheme eliminates the requirement for storing the entire membership coefﬁcients.
The proposed architecture has been implemented on ﬁeld programmable gate array (FPGA)
devices [12] so that it can operate in conjunction with a softcore CPU [13]. Using the reconﬁgurableSensors 2011, 11 6699
hardware, we are then able to construct a system on programmable chip (SOPC) system for image
segmentation. The proposed architecture attain lower classiﬁcation error rate in the presence of noise.
In addition, compared with its software counterpart running on the 3.0 GHz Pentium D, our system
has signiﬁcantly lower computational time. All these facts demonstrates the effectiveness of the
proposed architecture.
2. Preliminaries
We ﬁrst give a brief review of the FCM algorithm. Let X = {x1,...,xt} be a data set to be clustered
by the FCM algorithm into c classes, where t is the number of data points in the design set. Each
class i,1 ≤ i ≤ c, is characterized by its centroid vi. The goal of FCM is to minimize the following
cost function:
J =
c X
i=1
t X
k=1
u
m
i,k||xk − vi||
2 (1)
where ui,k is the membership of xk in class i, and m > 1 indicates the degree of fuzziness. The cost
function J is minimized by a two-step iteration in the FCM. In the ﬁrst step, the centroids v1,...,vc, are
ﬁxed, and the optimal membership matrix {ui,k,i = 1,...,c,k = 1,...,t} is computed by
ui,k = (
c X
j=1
(||xk − vi||/||xk − vj||)
2/(m−1))
−1 (2)
After the ﬁrst step, the membership matrix is then ﬁxed, and the new centroid of each class i is
obtained by
vi = (
t X
k=1
u
m
i,kxk)/(
t X
k=1
u
m
i,k) (3)
A variant of FCM for image segmentation is FCM-S, whose objective function is [2]
J =
c X
i=1
t X
k=1
u
m
i,k||xk − vi||
2 +
α
Card(Γ)
c X
i=1
t X
k=1
u
m
i,k
X
j∈Γ
||xj − vi||
2 (4)
where Γ is the set of neighbors associated with xk, and the Card(Γ) is the cardinality of the set Γ. The
parameter α determines the degree of penalty. The necessary conditions locally minimizing J are then
given by
ui,k =
(||xk − vi||2 +
α
Card(Γ)
P
j∈Γ ||xj − vi||2)−1/(m−1)
Pc
n=1(||xk − vn||2 + α
Card(Γ)
P
j∈Γ ||xj − vn||2)−1/(m−1) (5)
vi =
Pt
k=1um
i,k(xk +
α
Card(Γ)
P
j∈Γ xj)
(1 + α)
Pt
k=1um
i,k
(6)
The disadvantages of Equations (5) and (6) are the high computational complexities for
computing ui,j and vi. To accelerate the computation, observe from [3] that by simple manipulation,
1
Card(Γ)
P
j∈Γ ||xj − vi||2 can be equivalently written as
1
Card(Γ)
X
j∈Γ
||xj − vi||
2 = (
1
Card(Γ)
X
j∈Γ
||xj − ¯ xk||
2) + ||¯ xk − vi||
2 (7)Sensors 2011, 11 6700
where
¯ xk =
1
Card(Γ)
X
j∈Γ
xj (8)
Note that ¯ xk can be computed in advance, and the minimization of J in Equation (4) is equivalent to the
minimization of the following cost function.
J =
c X
i=1
t X
k=1
u
m
i,k||xk − vi||
2 + α
c X
i=1
t X
k=1
u
m
i,k||¯ xk − vi||
2 (9)
Necessary conditions on ui,j and vi for locally minimizing J can be derived are follows.
ui,k =
(||xk − vi||2 + α||¯ xk − vi||2)−1/(m−1)
Pc
j=1(||xk − vj||2 + α||¯ xk − vj||2)−1/(m−1) (10)
vi =
Pt
k=1 um
i,k(xk + α¯ xk)
(1 + α)
Pt
k=1um
i,k
(11)
The FCM and FCM-S algorithms requires large number of ﬂoating point operations. Moreover,
from Equations (1), (3), (10) and (11), it follows that the membership matrix needs to be stored for
the computation of cost function and centroids. As the size of the membership matrix grows with the
product of t and c, the storage size required for the FCM may be impractically large when the data set
size and/or the number of classes become high.
3. The Proposed Architecture
The goal of the proposed architecture is to implement the FCM-S algorithm in hardware. The
architecture is based on a novel pipeline circuit to provide high throughput for fuzzy clustering. It is
also able to eliminate the requirement for storing the large membership matrix for the computation of
cost function and centroids.
As shown in Figure 1, the proposed FCM-S architecture can be decomposed into four units: the
pre-computation unit, the membership coefﬁcients updating unit, centroid updating unit and cost
function computation unit. These four units will operate concurrently in pipeline fashion for the
clustering process.
Figure 1. The basic VLSI architecture for realizing the proposed FCM algorithm.
Pre-computation Unit
Membership coefficients updating unit
Centroid updating unit
Cost function
 computation unit
J Centroid of each clusterSensors 2011, 11 6701
For sake of simplicity, the architecture of these four units for the original FCM are presented ﬁrst.
Their extensions to the FCM-S will then be discussed.
3.1. Pre-Computation Unit for Original FCM
The pre-computation unit is used for reducing the computational complexity of the membership
coefﬁcients calculation. Observe that ui,k in Equation (2) can be rewritten as
ui,k = ||xk − vi||
−2/(m−1)P
−1
k (12)
where
Pk =
c X
j=1
(1/||xk − vj||
2)
1/(m−1) (13)
Given xk and centroids v1,...,vc, membership coefﬁcients u1,k,...,uc,k have the same Pk. Therefore,
the complexity for computing membership coefﬁcients can be reduced by calculating Pk in the
pre-computation unit. Without loss of generality, the degree of fuzziness m can be expressed as
m = a/b (14)
where both a and b are integers. Because m should be larger than 1, it follows that a > b > 0. Let
r = b,n = a − b (15)
We then can rewrite Equation (13) as
Pk =
c X
j=1
(||xk − vj||)
−2r/n (16)
Based on Equation (16), we see that the n-th root operation is required for the implementation of pk.
In the proposed architecture, a novel n-th root circuit is adopted so that Pk can be implemented in a
pipelined fashion. In the proposed n-th root circuit, the goal is to compute
n √
Y , where
Y = 1 + 2
−1y1 + 2
−2y2 + ... + 2
−(2q−1)y2q−1.
That is, Y is a 2q-bits real number such that 1 < Y < 2. We separate Y into two portions Yh and Yl as
shown below
Yh = 1 + 2
−1y1 + 2
−2y2 + ... + 2
−(q−1)yq−1 (17)
Yl = 2
−(q+1)yq+1 + 2
−(q+2)yq+2 + ... + 2
−(2q−1)y2q−1 (18)
For the sake of simplicity, we ﬁrst consider the computation of
√
Y . Observe that
√
Y =
Y
(Yh + Yl)1/2 =
Y/Y
1/2
h
(1 + Yl/Yh)1/2 =
Y
Y
1/2
h
(1 −
Yl
2Yh
+
3Y 2
l
8Y 2
h
...)
By retaining the ﬁrst two terms of the Taylor series,
√
Y can be approximated by
√
Y ≈=
Y
Y
1/2
h
(1 −
Yl
2Yh
) =
Y (Yh − Yl/2)
Y
3/2
hSensors 2011, 11 6702
From Equations (17) and (18), we conclude that Yh > 2qYl. Therefore, the maximum error of the
approximation is less than 2−2q. Following the same procedure, it can also be found that
3 √
Y =
Y
(Yh + Yl)2/3 =
Y/Y
2/3
h
(1 + Yl/Yh)2/3 =
Y
Y
2/3
h
(1 −
2Yl
3Yh
+ ...) ≈
Y (Yh − 2Yl/3)
Y
5/3
h
These results can be extended for any n ≥ 2 as follows:
n √
Y ≈
Y (Yh − (n − 1)Yl/n)
Y
(2n−1)/n
h
(19)
The n-th root circuit based on Equation (19) is shown in Figure 2, which consists of two tables, two
multipliers, and one adder. The tables store (n − 1)Yl/n and Y
(2n−1)/n
h for all the possible values of Yl
and Yh. Although it is possible to construct a table directly for
n √
Y , the number of entries in the table
would be 22q−1 because Y contains 2q bits. By contrast, both Yh and Yl consist of only q bits. The
number of entries in each table shown in Figure 2 is only 2q−1. Consequently, the proposed circuit is
able to perform fast and accurate computation while maintaining low area cost.
Figure 2. The architecture of n-th root unit.
Observe from Equation (16) that the computation of Pk can be separated into c terms, where the j-th
term involves the computation of (||xk − vj||)−2r/n. The basic circuit for calculating (||xk − vj||)−2r/n
is shown in Figure 3(a). In addition to the n-th root circuit, it contains squared distance unit, r-th power
unit and inverse operation unit. Both the squared distance unit and the r-th power circuit are based
on multipliers. Similar to the n-th root circuit, the inverse operation circuit is also based on tables,
multipliers and adders [14].
The basic circuit for calculating (||xk − vj||)−2r/n can be separated into a number of stages for
pipeline implementation. Figure 3(b) shows an example for 4-stage pipeline implementation. It canSensors 2011, 11 6703
be observed from the ﬁgure that two training vectors xk, xk−1, xk−2 and xk−3 are operated concurrently
in the pipeline, where the ﬁrst, second, third and fourth stages are used for computing ||xk − vj||2 and
(||xk−1 − vj||2)1/n, (||xk−2 − vj||2)r/n, and (||xk−3 − vj||2)−r/n, respectively.
To compute Pk, the accumulation of the results of (||xk − vj||)−2r/n for j = 1,...,c, is required. This
can be accomplished by the employment of an accumulator at the fourth stage, as shown in Figure 3(b).
Consequently, we can cascade the circuit shown in Figure 3(b) for calculating each (||xk − vj||)−2r/n,
j = 1,...,c, to a 4c-stage pipeline for computing Pk. Figure 4 shows the architecture of the pipeline. The
(4i − 1)-th stage, (4i − 2)-th stage, (4i − 3)-th stage, and (4i − 4)-th stage of the pipeline are the ﬁrst,
second, third and fourth stage of the circuit in Figure 3(b), respectively.
Figure 3. The circuit for evaluating (||xk − vj||)−2r/n. (a) Basic circuit; (b) 4-stage
pipeline architecture.
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Figure 4. Architecture of Pre-computation unit.
When xk enters the (4i − 1)-th stage, the accumulator at the 4i-th stage receives the sum of
(||xk−4−v1||2)−r/n,...,(||xk−4−vi−1||2)−r/n, from its precedent accumulator. It then adds the results of
(||xk−4 − vi||2)−r/n to the sum, and then propagates the results to the subsequent stages. As the
computationat the4c-thstagefordatapointxk iscompleted, theoutputofthepre-computationunitisPk.
3.2. Membership Coefﬁcients Updating Unit for Original FCM
The membership coefﬁcients updating unit receives the Pk value from the pre-computation unit, and
then compute um
i,k for i = 1,...,c, concurrently. From Equations (12), (14) and (15), it follows that
u
m
i,k = ((||xk − vi||
2)
1/nP
1/r
k )
−(n+r) (20)
The basic circuit for computing um
i,k is shown in Figure 5(a). Based on Equation (20), it follows that
the circuit contains squared distance unit, r-th root and n-th root circuits, (n + r)-th power circuit, and
inverse unit. From the ﬁgure, we observe that ||xk − vi||2 is ﬁrst computed. This is accomplished by the
squared distance unit. Following that, the r-th root circuit and n-th root circuit are used for computing
P
1/r
k and (||xk − vi||2)1/n, respectively. The (n + r)-th power circuit is then adopted for computing
((||xk − vi||2)1/nP
1/r
k )(n+r). Finally, the inverse unit is employed for evaluating um
i,k. Similar to the
pre-computation unit, the basic circuit for computing um
i,k can also be implemented in a pipeline fashion.
An example of 5-stage pipeline implementation is shown in Figure 5(b).
Because um
i,k for i = 1,...,c, can be computed in parallel, there are c identical modules in the
membership coefﬁcients updating unit. The module i in the unit is used for computing um
i,k. The
architectureofthemoduleioftheunitis showninFigure5(b). Therefore, inthemembershipcoefﬁcients
updating unit, the um
i,k for i = 1,...,c, can be obtained in 5 clock cycles after xk is presented at the input
of the unit.Sensors 2011, 11 6705
Figure 5. The circuit for evaluating um
i,k. (a) The basic circuit; (b) 5-stage
pipeline architecture.
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3.3. Centroid Updating Unit for Original FCM
The centroid updating unit incrementally computes the centroid of each cluster. The major advantage
for the incremental computation is that it is not necessary to store the entire membership coefﬁcients
matrix for the centroid computation. To elaborate this fact, we ﬁrst deﬁne the incremental centroid for
the i-th cluster up to data point xk as
vi(k) = (
k X
n=1
u
m
i,nxn)/(
k X
n=1
u
m
i,n) (21)
When k = t, vi(k) then is identical to the actual centroid vi given in Equation (3). Based on
Equation (21), it can be observed that the computation of vi(k) is based on
Pk−1
n=1 um
i,nxn,
Pk−1
n=1 um
i,n, um
i,k
and xk. To compute vi(k), as shown in Figure 6, two accumulators can be used for storing
Pk−1
n=1 um
i,nxn,Sensors 2011, 11 6706
and
Pk−1
n=1um
i,n, respectively. When um
i,k and xk are received, both
Pk
n=1 um
i,nxn and
Pk
n=1um
i,n can be
obtained by adding um
i,kxk and um
i,k to the two accumulators, respectively. Based on the output of these
two accumulators, vi(k) can then be computed by the divider. In the incremental computation scheme, it
is therefore not necessary to store membership coefﬁcients um
i,n and training vectors xn, n = 1,...,k −1,
for the computation of vi(k). The two accumulators already have the partial results
Pk−1
n=1 um
i,nxn, and
Pk−1
n=1 um
i,n for the computation. In addition, after adding um
i,kxk and um
i,k to the two accumulators, both
um
i,k and xk are no longer required in the circuit. Based on the updated outputs of the accumulators
Pk
n=1 um
i,nxn, and
Pk
n=1 um
i,n, and new incoming membership coefﬁcients and training vectors, we are
able to compute vi(l) for l > k. Thus, no membership coefﬁcients matrix is needed in our design.
The centroid updating unit contains c identical modules. All modules operate concurrently. The goal
of each module i is to compute vi(k). Therefore, each module i is implemented by the circuit shown in
Figure 6. Note that the vi(k) at the output is only the incremental centroid. Therefore, vi used by the
pre-computation unit and membership coefﬁcients updating unit will not be replaced by vi(k) until the
vi(t) is obtained.
Figure 6. The basic circuit for calculating vi(k).
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3.4. Cost Function Computation Unit for Original FCM
As shown in Figure 1, the cost function computation unit operates in parallel with the centroid
updating unit. Similar to the centroid updating unit, the cost function unit incrementally computes the
cost function J. Deﬁne the incremental cost function J(k) up to data point xk as
J(k) =
c X
i=1
k X
n=1
u
m
i,n||xn − vi||
2 (22)
As shown in Figure 7, the circuit receives um
i,k and ||xk − vi||2 i = 1,...,c, from the membership
coefﬁcients updating unit. The products um
i,k||xk − vi||2,i = 1,...,c are then accumulated for computing
J(k) in Equation (22).
When k = t, Jk then is identical to the actual cost function J given in Equation (1). Therefore,
the output of the circuit becomes J as the cost function computations for all the training vectors
are completed.Sensors 2011, 11 6707
Figure 7. The architecture of cost function computation unit.
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3.5. FCM-S Architecture
Figure 8 shows the architecture of FCM-S, which consists of two units: the mean computation unit
and the fuzzy clustering unit. The goal of the mean computation unit is to evaluate the mean value ¯ xk
deﬁned in Equation (8). The main architecture of FCM-S is the fuzzy clustering unit, which computes
the membership coefﬁcients and centroids of FCM-S. Therefore, our discussion in this subsection will
focus on the fuzzy clustering unit of the FCM-S. Using Equations (14) and (15), we can rewrite the
membership coefﬁcients of FCM-S deﬁned in Equation (10) as
u
m
i,k = ((||xk − vi||
2 + α||¯ xk − vi||
2)
1/nP
1/r
k )
−(n+r) (23)
where
Pk =
c X
j=1
(||xk − vj||
2 + α||¯ xk − vj||
2)
−r/n (24)
Similar to the original FCM, it follows from Equation (24) that the computation of Pk can also be
separated into c terms, where the j-th term involves the computation of (||xk−vj||2+α||¯ xk−vj||2)−r/n.
Figure 9 shows the architecture for the computation of each (||xk − vj||2 + α||¯ xk − vj||2)−r/n. From
Figure 9, we see that thearchitecture can also be implemented as a 4-stagepipeline, similarto that shown
in Figure 3(b) for computing (||xk − vj||)−2r/n. Therefore, the pre-computation unit for FCM-S can be
realized as a 4c stage pipeline shown in Figure 4.
Both pipelines in Figures 3(b) and 9 have similar architectures. The only difference is that the ﬁrst
stage of the pipeline in Figure 9 has higher area and computational complexities. There are two squared
distance calculation units and one adder at the ﬁrst stage of the pipeline in Figure 9. By contrast, there
is only one squared distance unit at the ﬁrst stage of the pipeline in Figure 3(b). In fact, Observe fromSensors 2011, 11 6708
Equations(16)and (24)thatthePk for FCM-Scan beviewedas thegeneralized versionofPk fororiginal
FCM by replacing the squared distance ||xk − vj||2 in Equation (16) with ||xk − vj||2 + α||¯ xk − vj||2.
Hence, the pipeline in Figure 9 is also an extension of that in Figure 3(b) by replacing the simplesquared
distance calculation ||xk − vj||2 at the ﬁrst stage with ||xk − vj||2 + α||¯ xk − vj||2.
Figure 8. The FCM-S architecture.
Figure 9. The circuit for evaluating (||xk − vj||2 + α||¯ xk − vj||2)−r/n.
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Figures 10–12 depict the architecture for membership coefﬁcients updating, centroids updating and
cost function computation for FCM-S based on Equations (9), (11) and (23), respectively. Similar to
the original FCM algorithm, the proposed FCM-S architecture computes the centroids and cost functionSensors 2011, 11 6709
incrementally. In the FCM-S, the incremental centroid for the i-th cluster up to data point xk is deﬁned
as
vi(k) = (
k X
n=1
u
m
i,n(xn + α¯ xn))/((1 + α)(
k X
n=1
u
m
i,n)). (25)
In addition, the incremental cost function J(k) up to data point xk is deﬁned as
J(k) =
c X
i=1
k X
n=1
u
m
i,n(||xn − vi||
2 + α||¯ xk − vj||
2). (26)
As shownin Figures 11and 12, thegoalsofthecentroidsupdatingunitand thecostfunctioncomputation
unit are to compute vi(k) and J(k), respectively. As k = t, the vk(i) and J(k) in Equations (25) and (6)
will becomes v(i) in Equation (11) and J in Equation (9), respectively.
Figure 10. The circuit for evaluating um
i,k for FCM-S.
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Figure 11. The circuit for calculating vi(k) for FCM-S.
Multiplier
Unit
xk
Divider
Unit
vi (k-2)
m
k i u ,
Adder Register
Adder Register
Register
  ¦

 

1
1
,
k
n
n n
m
n i x x u D
¦

 
1
1
,
k
n
m
n i u
  k k
m
k i x x u D  ,
m
k i u ,
vi (k-1)
  ¦
 

k
n
n n
m
n i x x u
1
, D
¦
 
k
n
m
n i u
1
,
Adder
k x
k k x x D 
Multiplier
D  1Sensors 2011, 11 6710
Figure 12. The circuit for calculating cost function J(k) for FCM-S.
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We can view the membership coefﬁcients, centroids and cost function for FCM-S as the extension
of those for original FCM by replacing ||xk − vj||2 with ||xk − vj||2 + α||¯ xk − vj||2. Therefore, the
membership coefﬁcients updating unit, centroids updating unit and cost function computation unit for
FCM-S also have similar architectures to those of their counterparts in original FCM. The circuits in
FCM-S require only additional squared distance unit and adder for computing ||xk−vj||2+α||¯ xk−vj||2.
3.6. The SOPC System Based on the Proposed Architecture
The proposed architecture is used as a custom user logic in a SOPC system consisting of softcore
NIOS CPU, DMA controller and SDRAM, as depicted in Figure 13. The set of training vectors is stored
in the SDRAM. The training vectors are then delivered to the proposed circuit by the DMA controller.
The softcore NIOS CPU is running a simple software for FCM. It does not participate in the partitioning
and centroid computation processes. The software only activates the DMA controller for the delivery
of training vectors. The CPU then receives the overall distortion of clustering from the proposed circuit
after the completion of DMA operation. The same DMA operation for delivering the training data to the
proposed circuit will be repeated until the cost function J converges. The CPU then collects the centroid
of each cluster from the proposed circuit as the clustering results.Sensors 2011, 11 6711
Figure 13. The SOPC system for FCM-based image segmentation.
4. Experimental Results
This section presents some numerical results of the proposed FCM-S architecture for image
segmentation. The design platform of our system is Altera Quartus II with SOPC Builder and NIOS
II IDE. The target FPGA device for the hardware implementation is Altera Stratix II EP2S60 [15]. All
the images considered in the experiments in this section are of size 320 × 320. Each pixel of the images
is corrupted by i.i.d. noise with uniform distribution in the interval [−b,b].
For sake of brevity, the images considered in this section are gray-level images. Each data point
xk represents a pixel with gray level values in the range between 0 and 255. For color images, each
pixel xk becomes a vector consisting of three color components: red, green and blue. In the proposed
architecture, each data point xk can be a scalar or a vector. Therefore, the proposed architecture can be
directly applied to color image segmentation by implementing xk as a 3-dimension vector.
The performance of the image segmentation is measured by segmentation error rate, which is equal to
the number of misclassiﬁed pixels divided by the total number of pixels. Table 1 shows the segmentation
error rate of the original FCM algorithm and the FCM-S algorithm for various b values for the images
“Apple” and “Strawberry”. The number of classes is c = 2. The degree of membership is given by
m = 1.5.
Table 1. The segmentation error rate of the original FCM algorithm and the FCM-S
algorithm for various b values for the images “Apple” and “Strawberry”.
b values 10 20 40 60 80
FCM for image “Apple” 0.020 0.022 0.028 0.041 0.074
FCM-S for image “Apple” 0.019 0.020 0.021 0.024 0.029
FCM for image “Strawberry” 0.024 0.025 0.033 0.050 0.066
FCM-S for image “Strawberry” 0.020 0.021 0.022 0.025 0.029Sensors 2011, 11 6712
From the Table 1, we see that FCM-S has lower segmentation error rate as compared with the original
FCM. In addition, their gap in the error rate increases as the noise becomes larger. The FCM-S is
able to attain lower segmentation error rate because the spatial information is used during the training
process. However, in the original FCM, the spatial information is not used. Figures 14 and 15 show
the segmentation results of the images “Apple” and “Strawberry” for various b values. Table 2 and
Figure 16 show the segmentation error rate and segmentation results of FCM-S for the image “Pear
& Cup”, respectively. The image contains three classes (i.e., c = 3). We can see from Table 2 and
Figure 16 that the FCM-S performs well for the noisy images with more than two classes.
Figure 14. Segmentation results of the image “Apple”. (a) b = 80; (b) b = 60; (c) b = 40;
(d) b = 20; (e) b = 10. The ﬁrst column represents corrupted images, the second
column shows results using FCM algorithm and the third column reveals the segmentation
performance of FCM-S algorithm.
(a)
(b)
(c)
(d)
(e)Sensors 2011, 11 6713
Figure 15. Segmentation results of the image “Strawberry”. (a) b = 80; (b) b = 60;
(c) b = 40; (d) b = 20; (e) b = 10. The ﬁrst column represents corrupted images, thesecond
column shows results using FCM algorithm and the third column reveals the segmentation
performance of FCM-S algorithm.
(a)
(b)
(c)
(d)
(e)
Table 2. The segmentation error rate of the FCM-S algorithm for various b values for the
images “Pear & Cup”.
b values 10 20 40 60 80
FCM-S for image “Pear & Cup” 0.023 0.024 0.033 0.039 0.054Sensors 2011, 11 6714
Figure 16. Segmentation results of the image “Pear & Cup”. (a) b = 80; (b) b = 60;
(c) b = 40; (d) b = 20; (e) b = 10. The ﬁrst column represents corrupted images, and the
second column shows results using the FCM-S algorithm.
(a)
(b)
(c)
(d)
(e)
Table 3 compares the segmentation error rate of the FCM-S for the images “Apple” and “Strawberry”
for various degree of fuzziness m. It can be observed from the table that the FCM-S with m = 1.5 has
lowest segmentation error rate. In fact, the segmentation error rate of FCM-S with m = 1.5 is lower thanSensors 2011, 11 6715
that of FCM-S with m = 2.0 for all the b values considered in this experiment. Note that when m = 2.0,
the FCM circuit design can be simpliﬁed. In this case, n = r = 1. Therefore, no n-th root and r-th
power circuits are required. Table 4 shows the area cost of FCM-S for various m values with c = 2. It
is not surprising to see that FCM-S with m = 2.0 consumes the least hardware resources. In fact, when
m = 2, the number of adaptive look-up tables (ALUTs) used by the architecture is only 9% of that of the
target FPGA device. Consequently, when hardware resources are the important concern, we can select
the degree of fuzziness as m = 2. On the other hand, when more accurate segmentation is desired, we
can adopt the proposed architecture with other m values at the expense of possible increase in hardware
resources consumption.
Table 3. The segmentation error rate of the FCM-S algorithm for various m values for the
images “Apple” and “Strawberry”.
b values 10 20 40 60 80
m = 1.5 for image “Apple” 0.019 0.020 0.021 0.024 0.029
m = 2.0 for image “Apple” 0.020 0.020 0.022 0.025 0.031
m = 2.5 for image “Apple” 0.020 0.021 0.023 0.027 0.031
m = 1.5 for image “Strawberry” 0.020 0.021 0.022 0.025 0.029
m = 2.0 for image “Strawberry” 0.021 0.022 0.023 0.026 0.030
m = 2.5 for image “Strawberry” 0.022 0.022 0.023 0.027 0.031
Table4. Hardware resource consumptionofthe FCM-S architecture withdifferent m values.
m values ALUTs Embedded memory bits DSP blocks
1.5 8246 (17%) 63684 (3%) 72 (25%)
1.75 9256 (19%) 112048 (4%) 100 (35%)
2 4152 (9%) 38944 (2%) 20 (7%)
2.25 8500 (18%) 112048 (4%) 100 (35%)
2.5 9106 (19%) 112048 (4%) 80 (28%)
Table 5 compares the hardware resource consumption of the original FCM with FCM-S with c = 2.
Given the same m value, we can see from Table 5 that the FCM-S only has slightly higher area
costs as compared with FCM. The FCM-S architecture has higher hardware costs because it needs
more squared distance computation circuits, multipliers and/or adders at the pre-computation unit,
membership coefﬁcients updating unit and centroid computation unit.
Table 5. Comparisons of hardware resource consumption of the original FCM and FCM-S
architectures for different m values.
m values ALUT Embedded memory bits DSP blocks
FCM FCM-S FCM FCM-S FCM FCM-S
1.5 5270 8246 63684 63684 56 72
2.0 3468 4152 38944 38944 20 20
2.5 8371 9106 112048 112048 80 80Sensors 2011, 11 6716
The proposed architecture is adopted as an hardware accelerator of a NIOS II softcore processor.
Table 6 shows the area costs of the entire SOPC system based on the proposed FCM-S architectures with
different m values. Because the NIOS II processor also consumes hardware resources, the consumptions
of ALUT, embedded memory bits and DSP blocks of the entire SOPC are higher than those of FCM-S
architecture, as shown in Tables 4 and 6. Nevertheless, the number of ALUTs, embedded memory bits
and DSP blocks used by the SOPC system are lower than 40% of those of the target FPGA device.
Table 6. Hardware resource consumption of the entire SPOC system based on the FCM-S
architecture with different m values.
m values ALUTs Embedded memory bits DSP blocks
1.5 17960 (37%) 955936 (38%) 80 (28%)
1.75 19415 (40%) 1004336 (39%) 108 (38%)
2 14214 (29%) 931488 (37%) 28 (10%)
2.25 19355 (40%) 1004336 (39%) 108 (38%)
2.5 19234 (40%) 1004336 (39%) 88 (31%)
The computation speed of the FCM and FCM-S architectures and their software counterparts are
shown in Table 7 for various m values. The softcore processor of the SOPC systems are operating
at 50 MHz. The software implementation of FCM and FCM-S algorithms are based on 3.0 GHz
Pentium D processor with 2.0 Gbyte DDR2. Because the FCM-S algorithm has higher computation
complexities, the algorithm has longer computation time as compared with the original FCM. The
increaseincomputationtimemaybelargeforsoftwareimplementation. Forexample,whenm = 1.5, the
computationtimeof FCM and FCM-S algorithmsimplementedby software are 152.9 ms and 196.09 ms,
respectively. Theemploymentof FCM-S in software therefore results in 28.28% increase in computation
time. By contrast, the computation time of FCM and FCM-S algorithms implemented by hardware are
0.5703 ms and 0.5815 ms, respectively. Hence, only 1.96% increase in computation time is observed
when FCM architecture is replaced by FCM-S architecture. It can also be observed from Table 6 that
the FCM and FCM-S architectures have high speedup over its software counterparts. The proposed
architectures have high speedup because the architectures are based on high throughput pipelines. In
particular, when m = 2.0, the speedup is 342.51. The proposed architecture therefore is well-suited for
realtime segmentation of noisy images with low error rate and low hardware resource consumption.
Table 7. Comparisons of computation speed of the original FCM and FCM-S architectures
for different m values.
m values FCM FCM-S
Software Hardware Speedup Software Hardware Speedup
1.5 152.9 ms 0.5703 ms 268.10 196.09 ms 0.5815 ms 337.21
2.0 153.09 ms 0.5683 ms 269.38 199.0 ms 0.5810 ms 342.51
2.5 149.09 ms 0.5745 ms 259.51 190.73 ms 0.5865 ms 325.20Sensors 2011, 11 6717
5. Concluding Remarks
The proposed FCM-S architecture has been found to be effective for image segmentation. To lower
the segmentation error rate, in the proposed architecture, the spatial information is used during the FCM
training process. The architecture can also be designed for different values of degree of fuzziness to
further improve the segmentation results. In addition, the architecture employs high throughput pipeline
to enhance thecomputationspeed. Then-th root circuitsand inverseoperation circuits in thearchitecture
are designed by simple lookup tables and multipliers for lowering the hardware resource consumption.
Experimental results reveal that the proposed architecture is able to achieve segmentation error rate
down to 1.9% for noisy images. In addition, the SOPC architecture attains speedup up to 342.51 over
its software counterpart. The proposed architecture therefore is an effective alternative for applications
requiring realtime image segmentation and analysis.
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